



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/541,884	10/23/2006	Carl J. Knudsen	US03 0014 US	6212
65913	7550	05/28/2009		
NXP, B.V. NXP INTELLECTUAL PROPERTY DEPARTMENT M/S41-SJ 1109 MCKAY DRIVE SAN JOSE, CA 95131			EXAMINER SQUIRES, BRETT S	
			ART UNIT 2431	PAPER NUMBER
			NOTIFICATION DATE 05/28/2009	DELIVERY MODE ELECTRONIC

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

Notice of the Office communication was sent electronically on above-indicated "Notification Date" to the following e-mail address(es):

ip.department.us@nxp.com

Office Action Summary

Application No.

10/541,884

Applicant(s)

KNUDSEN, CARL J.

Examiner

BRETT SQUIRES

Art Unit

2431

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --
Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 13 February 2009.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1-25 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 1-13, 16-18, 24 and 25 is/are rejected.
- 7) ☒ Claim(s) 14, 15 and 19-23 is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on _____ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some * c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
 2. ☐ Certified copies of the priority documents have been received in Application No. _____.
 3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- 1) ☒ Notice of References Cited (PTO-892)
- 2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
- 3) ☐ Information Disclosure Statement(s) (PTO/SB/08)
Paper No(s)/Mail Date _____
- 4) ☐ Interview Summary (PTO-413)
Paper No(s)/Mail Date _____
- 5) ☐ Notice of Informal Patent Application
- 6) ☐ Other: _____

Claim Rejections - 35 USC § 102

1. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

2. Claims 1-13, 16-18, and 24-25 are rejected under 35 U.S.C. 102(e) as being anticipated by Kommerling et al. (US 7,005,733).

Regarding Claim 1:

Kommerling discloses an integrated circuit chip ("Integrated Circuit of Microchip," See fig. 1b ref. no. 195 and col. 6 lines 24-30) with circuitry therein including a plurality of magnetically-responsive nodes adapted to store bits ("Hall Effect Sensors" See figs. 1a, 1b, 5a, and 5b ref. no. 150 and "Another is to allocate to each sensor a one bit value indicating whether it's reading exceeds a threshold (derived initially based on the statistics of the readings) or not." See col. 9 lines 46-48), a package having magnetic material covering at least a portion of circuitry in the integrated circuit chip ("The encapsulation 50 surrounds the device substrate 350 on both sides and comprises an epoxy resin matrix. Within the matrix, a plurality of particles 360 are provided, of various sizes, shapes and/or magnetic permeabilities." See col. 10 lines 44-52), and a sense circuit adapted to store selected bits of the plurality of magnetically-responsive nodes ("Sense Amplifier" See fig. 3 ref. no. 300 and col. 9 lines 20-32 [The examiner

respectfully points out that the sense amplifier stores the bits read from the hall effect sensor while amplifying the voltages to a full logic high or a logic low.]), the bits defining a value as a function of the magnetic material in the package ("Thus, magnetic properties measured by the sensors 150 will generally be different at each of the sensors, as described above." See col. 11 lines 1-3), wherein the package and the plurality of magnetically-responsive nodes being arranged such that altering the package results in a state change of at least one of the plurality of magnetically-responsive nodes, the state change being detectable by the sense circuit ("Further, any attempt to remove the outer shield 370 will itself change the distribution of the magnetic field and therefore make it impossible to read the key." See col. 11 lines 4-6).

Regarding Claim 2:

Kommerling discloses the integrated circuit chip arrangement includes an enable register adapted to store selected bits of the plurality of magnetically-responsive nodes, the value of the bits being responsive to the magnetic material in the package ("The successive digital sensor readings are then loaded into a linear feedback shift register (LFSR) 330," See fig. 3 ref. no. 330 and col. 9 lines 33-37).

Regarding Claim 3:

Kommerling discloses a cryptographic key is formed from the bits having data stored in the enable register ("The successive digital sensor readings are then loaded into a linear feedback shift register (LFSR) 330 which combines them according to some scrambling function and produces a key 340 of the required length (e.g. 64 bits)

using all sensor readings, in some logical combination." See fig. 3 ref. no. 340 and col. 9 lines 33-37).

Regarding Claim 4:

Kommerling discloses the integrated chip arrangement is adapted for encrypting data as a function of the cryptographic key generated using the bits having data stored in the enable register ("The encryption/decryption unit 120 operates to encrypt and decrypt using an encryption key 160 provided from a cryptographic input unit 130." See col. 5 lines 52-59).

Regarding Claim 5:

Kommerling discloses a power-up state machine coupled to the enable register and coupled to the sense circuit ("Acquisition Logic" See figs. 1b and 3 ref. no. 197 and col. 6 lines 31-57).

Regarding Claim 6:

Kommerling discloses the selected magnetically stored bits are read to decrypt encrypted data ("The encryption/decryption unit 120 operates to encrypt and decrypt using an encryption key 160 provided from a cryptographic input unit 130." See col. 5 lines 52-59).

Regarding Claims 7-8:

Kommerling discloses the integrated circuit chip is further adapted to mask an output read from the magnetically-responsive nodes using the data stored in the enable register ("The successive digital sensor readings are then loaded into a linear feedback shift register (LFSR) 330 which combines them according to some scrambling function

and produces a key 340 of the required length (e.g. 64 bits) using all sensor readings, in some logical combination." See fig. 3 ref. no. 340 and col. 9 lines 33-37 [The examiner respectfully points out that the LFSR is hardwired to perform the scrambling function.]) and to store the masked output in an output register (The examiner respectfully points out that the key is stored in a register in the encryption/decryption unit. See fig. 1 ref. no. 120, col. 5 lines 60-67, col. 6 lines 1-16, and col. 7 lines 18-21), the contents of the output register being used for encrypting data ("The encryption/decryption unit 120 operates to encrypt and decrypt using an encryption key 160 provided from a cryptographic input unit 130." See col. 5 lines 52-59).

Regarding Claim 9:

Kommerling discloses the output register is configured and arranged to erase data stored therein upon power loss ("When power is removed, in step 1108 the registers in the encryption/decryption unit 120 and cryptographic input unit 130 are flushed to erase the key." See col. 7 lines 18-21), and wherein the enable register is adapted to mask an output read from the magnetically-responsive nodes stored in the output register upon restoring power to the output register ("On powering up, the circuit is arranged to read the detected property data 140 in step 1102 and to form a key as before in step 1104 (corresponding to step 1002 and 1004 discussed above.)" See col. 7 lines 13-21).

Regarding Claim 10:

Kommerling discloses an integrated circuit chip ("Integrated Circuit of Microchip," See fig. 1b ref. no. 195 and col. 6 lines 24-30) having circuitry therein including a

plurality of magnetically-responsive nodes adapted to store bits("Hall Effect Sensors"
See figs. 1a, 1b, 5a, and 5b ref. no. 150 and "Another is to allocate to each sensor a
one bit value indicating whether it's reading exceeds a threshold (derived initially based
on the statistics of the readings) or not." See col. 9 lines 46-48), a package having
magnetic material covering at least a portion of circuitry in the integrated circuit chip
("The encapsulation 50 surrounds the device substrate 350 on both sides and
comprises an epoxy resin matrix. Within the matrix, a plurality of particles 360 are
provided, of various sizes, shapes and/or magnetic permeabilities." See col. 10 lines 44-
52), and a cryptographic circuit ("Analogue to Digital Converter" See fig. 3 ref. no. 310
and col. 9 lines 20-32) adapted to store selected bits of the plurality of magnetically-
responsive nodes in an enable register ("The successive digital sensor readings are
then loaded into a linear feedback shift register (LFSR) 330," See fig. 3 ref. no. 330 and
col. 9 lines 33-37), the value of the bits being responsive to the magnetic material in the
package ("Thus, magnetic properties measured by the sensors 150 will generally be
different at each of the sensors, as described above." See col. 11 lines 1-3), wherein the
integrated circuit chip being adapted for encrypting data as a function of cryptographic
key data in the enable register ("The encryption/decryption unit 120 operates to encrypt
and decrypt using an encryption key 160 provided from a cryptographic input unit 130."
See col. 5 lines 52-59), and the package and the plurality of magnetically-responsive
nodes being arranged such that removing a portion of the package alters at least one bit
of the plurality of magnetically-responsive nodes having a bit stored in the enable
register ("Further, any attempt to remove the outer shield 370 will itself change the

distribution of the magnetic field and therefore make it impossible to read the key." See col. 11 lines 4-6).

Regarding Claim 11:

Kommerling discloses a sense circuit adapted for encrypting data as a function of the selected bits of the plurality of magnetically-responsive nodes ("The encryption/decryption unit 120 operates to encrypt and decrypt using an encryption key 160 provided from a cryptographic input unit 130." See col. 5 lines 52-59).

Regarding Claim 12:

Kommerling discloses the integrated circuit chip is further adapted for reading (decrypting) data as a function of the selected bits of the plurality of magnetically-responsive nodes ("The encryption/decryption unit 120 operates to encrypt and decrypt using an encryption key 160 provided from a cryptographic input unit 130." See col. 5 lines 52-59).

Regarding Claim 13:

Kommerling discloses the integrated circuit chip is further adapted to mask an output read from the magnetically-responsive nodes using the data stored in the enable register ("The successive digital sensor readings are then loaded into a linear feedback shift register (LFSR) 330 which combines them according to some scrambling function and produces a key 340 of the required length (e.g. 64 bits) using all sensor readings, in some logical combination." See fig. 3 ref. no. 340 and col. 9 lines 33-37 [The examiner respectfully points out that the LFSR is hardwired to perform the scrambling function.]) and to store the masked output in an output register (The examiner respectfully points

out that the key is stored in a register in the encryption/decryption unit. See fig. 1 ref. no. 120, col. 5 lines 60-67, col. 6 lines 1-16, and col. 7 lines 18-21), the contents of the output register being used for reading the data ("The encryption/decryption unit 120 operates to encrypt and decrypt using an encryption key 160 provided from a cryptographic input unit 130." See col. 5 lines 52-59).

Regarding Claim 16:

Kommerling discloses an integrated circuit chip ("Integrated Circuit of Microchip," See fig. 1b ref. no. 195 and col. 6 lines 24-30) having circuitry therein including a plurality of magnetically-responsive nodes adapted to store bits ("Hall Effect Sensors" See figs. 1a, 1b, 5a, and 5b ref. no. 150 and "Another is to allocate to each sensor a one bit value indicating whether it's reading exceeds a threshold (derived initially based on the statistics of the readings) or not." See col. 9 lines 46-48), a package having magnetic material covering at least a portion of circuitry in the integrated circuit chip ("The encapsulation 50 surrounds the device substrate 350 on both sides and comprises an epoxy resin matrix. Within the matrix, a plurality of particles 360 are provided, of various sizes, shapes and/or magnetic permeabilities." See col. 10 lines 44-52), a sense circuit adapted to store selected bits of the plurality of magnetically-responsive nodes ("Sense Amplifier" See fig. 3 ref. no. 300 and col. 9 lines 20-32 [The examiner respectfully points out that the sense amplifier stores the bits read from the hall effect sensor while amplifying the voltages to a full logic high or a logic low.]), the bits defining a value as a function of the magnetic material in the package ("Thus, magnetic properties measured by the sensors 150 will generally be different at each of

the sensors, as described above." See col. 11 lines 1-3), the package and the plurality of magnetically-responsive nodes being arranged such that altering the package results in a state change of at least one of the plurality of magnetically-responsive nodes ("Further, any attempt to remove the outer shield 370 will itself change the distribution of the magnetic field and therefore make it impossible to read the key." See col. 11 lines 4-6), the state change being detectable by the sense circuit ("The analogue values 140 from the sensors are then supplied one at a time, under the control of the address counter 295, through the analogue multiplexer 290 to the input of a sense amplifier 300," See col. 9 lines 20-24), and a power-up responsive circuit adapted to read data from the plurality of magnetically-responsive nodes ("Acquisition Logic" See figs. 1b and 3 ref. no. 197 and col. 6 lines 31-57).

Regarding Claim 17:

Kommerling discloses the integrated circuit chip includes an enable register ("The successive digital sensor readings are then loaded into a linear feedback shift register (LFSR) 330," See fig. 3 ref. no. 330 and col. 9 lines 33-37) and wherein the power-up responsive circuit is adapted to access the enable register as a function of the data from the plurality of magnetically-responsive nodes (The examiner respectfully points out that the acquisition logic stores the key in the linear feedback shift register. See col. 9 lines 11-37).

Regarding Claim 18:

Kommerling discloses a method for protecting data in an integrated circuit chip ("Integrated Circuit of Microchip," See fig. 1b ref. no. 195 and col. 6 lines 24-30) having

magnetically-responsive nodes adapted to store data as a function of a magnetic state ("Hall Effect Sensors" See figs. 1a, 1b, 5a, and 5b ref. no. 150 and "Another is to allocate to each sensor a one bit value indicating whether it's reading exceeds a threshold (derived initially based on the statistics of the readings) or not." See col. 9 lines 46-48) that performs packaging the integrated circuit chip using a packaging material having magnetic material ("The encapsulation 50 surrounds the device substrate 350 on both sides and comprises an epoxy resin matrix. Within the matrix, a plurality of particles 360 are provided, of various sizes, shapes and/or magnetic permeabilities." See col. 10 lines 44-52), the magnetic material being arranged to set a magnetic state of a plurality of the magnetically-responsive nodes ("Thus, magnetic properties measured by the sensors 150 will generally be different at each of the sensors, as described above." See col. 11 lines 1-3) and using an output from the plurality of magnetically-responsive nodes to decrypt data stored in the integrated circuit chip ("The encryption/decryption unit 120 operates to encrypt and decrypt using an encryption key 160 provided from a cryptographic input unit 130." See col. 5 lines 52-59).

Regarding Claims 24-25:

Kommerling discloses the encapsulation 50 surrounds the device substrate 350 on both sides, and comprises an epoxy resin matrix. Within the matrix, a plurality of particles 360 are provided, of various sizes, shapes and/or magnetic permeabilities. These particles may be made out of Ni - Co – Fe alloy (i.e. a Ferrite alloy). See figs. 5a and 5b and col. 10 lines 44-67)

Allowable Subject Matter

3. Claims 14-15 and 19-23 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

Response to Arguments

4. Applicant's arguments with respect to claims 1-25 have been considered but are moot in view of the new ground(s) of rejection.

Conclusion

5. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. The relevant reference Sano (JP 3084959 A) discloses an integrated circuit chip ("Package" See fig. 2 ref. no. 4) having circuitry therein including plurality of magnetically-responsive nodes adapted to generate a magnetic field detection output in response to a change in the magnetic field ("Hall Element" See fig. 1 ref. no. 1 [The examiner respectfully points out that although Sano only discloses a single hall element the use of multiple hall elements is within the skill level of one of ordinary skill in the art. Further, a mere duplication of parts has no patentable significance unless a new and unexpected result is produced. See *In re Harza*, 274 F.2d 669, 124 USPQ 378 (CCPA 1960).], a package having magnetic material covering at least a portion of circuitry in the integrated circuit chip ("A magnet 5 is installed at the outside of the package so as to be freely detachable." See fig. 2 ref. no. 5 and abstract),

a sense circuit adapted to detect a magnetic field detection output generated by the plurality of magnetically-responsive nodes ("The mode changeover circuit 2 instructs a mode changeover by a magnetic-field detection output from the Hall element 1." See fig. 1 ref. no. 2 and abstract), the magnetic field detection output is a function of the magnetic material in the package (A hall element 1 detects a magnetic field from the outside of a package of an integrated circuit." See abstract), wherein the package and the plurality of magnetically-responsive node being arranged such that altering the package results in a state change of at least one of the plurality of magnetically-responsive nodes ("A hall element 1 detects a magnetic field from the outside of a package of an integrated circuit." See abstract [The examiner respectfully points out that the removing the magnet or changing the orientation of the magnet will change the magnetic field being detected by the hall element and therefore will change the voltage being output by the hall element.], the state change being detectable by the sense circuit ("The Hall element 1 is connected to a mode changeover circuit 2; the mode changeover circuit 2 instructs a mode changeover by a magnetic-field detection output from the Hall element 1." See fig. 1 ref. no. 2 and abstract).

6. Any inquiry concerning this communication or earlier communications from the examiner should be directed to BRETT SQUIRES whose telephone number is (571) 272-8021. The examiner can normally be reached on 9:30am - 6:00pm Monday - Friday.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, William Korzuch can be reached on (571) 272-7589. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

/BS/

Unit 2431

/William R. Korzuch/
Supervisory Patent Examiner, Art